ADVFN Logo
Registration Strip Icon for alerts Register for real-time alerts, custom portfolio, and market movers

FER Ferrovial SE

40.495
0.245 (0.61%)
May 31 2024 - Closed
Delayed by 15 minutes

Period:

Draw Mode:

Volume 3,493
Bid Price 15.84
Ask Price 63.34
News -
Day High 40.75

Low
37.00

52 Week Range

High
48.29

Day Low 39.44
Company Name Stock Ticker Symbol Market Type
Ferrovial SE FER NASDAQ Common Stock
  Price Change Change Percent Stock Price Last Traded
0.245 0.61% 40.495 16:05:59
Open Price Low Price High Price Close Price Prev Close
40.75 39.44 40.75 40.495 40.25
Trades Volume VWAP Dollar Volume Avg Volume 52 Week Range
81 3,493 $ 40.10 $ 140,077 - 37.00 - 48.29
Last Trade Time Type Quantity Stock Price Currency
16:00:00 100 $ 40.495 USD

Ferrovial SE Financials

Market Cap Shares in Issue Float Revenue Profit/Loss EPS PE Ratio
26.96B 740.69M - 8.54B 460M 0.62 58.62
Short Interest Dividends Per Share Dividend Yield Ex-Div Date Insider B/S Insider % Owned
- - - -

more financials information »

Ferrovial News

Loading Messages....

{{bbMessage.M_Alias}} {{bbMessage.MSG_Date}} {{bbMessage.HowLongAgo}} {{bbMessage.MSG_ID}} {{bbMessage.MSG_Subject}}

Loading Messages....


No posts yet, be the first! No FER Message Board. Create One! See More Posts on FER Message Board See More Message Board Posts

Historical FER Price Data

Period Open High Low VWAP Avg. Daily Vol Change %
1 Week40.0041.7039.20540.1419,1170.4951.24%
1 Month47.2248.2937.0040.3738,469-6.73-14.24%
3 Months47.2248.2937.0040.3738,469-6.73-14.24%
6 Months47.2248.2937.0040.3738,469-6.73-14.24%
1 Year47.2248.2937.0040.3738,469-6.73-14.24%
3 Years47.2248.2937.0040.3738,469-6.73-14.24%
5 Years47.2248.2937.0040.3738,469-6.73-14.24%

Ferrovial Description

ASML Holding NV is founded in 1984 and based in the Netherlands, ASML is the leader in photolithography systems used in the manufacturing of semiconductors. Photolithography is the process in which a light source is used to expose circuit patterns from a photomask onto a semiconductor wafer. The latest technological advances in this segment allow chipmakers to continually increase the number of transistors on the same area of silicon, with lithography historically representing a meaningful portion of the cost of making cutting-edge chips. Chipmakers require next-generation EUV lithography tools from ASML to continue past the 5-nanometer process node.